Degree

• Bachelor of Science in Electronics - Telecommunications,（University of Science, Vietnam National University, Hochiminh city,）
• Bachelor of Science in Electronics - Telecommunications,（University of Science, Vietnam National University, Hochiminh city,）
• Master of Science in Electronic Engineering,（University of Science, Vietnam National University, Hochiminh city,）
• Master of Science in Electronic Engineering,（University of Science, Vietnam National University, Hochiminh city,）
• 博士（工学）、（国立大学法人　電気通信大学、）
• Doctor of Philosophy in Engineering,（The University of Electro-Communications,）

Research History

Education

Awards

Others

Papers

• Compact 8-Bit S-Boxes Based on Multiplication in a Galois Field GF(24)（2025-04）
• Pedestrian Avoidance Simulation by Deep Reinforcement Learning Using Webots（2025-02） [DOI] [Othres link]
• Efficient Hardware Implementation of the Lightweight CRYSTALS-Kyber（2025-02） [DOI] [Othres link]
• A Configurable 2D-Integer DCT Hardware Accelerator Compatible with H.266 Standard based on RISC-V Architecture（2024-12） [DOI]
• A True Random Number Generator on FPGA with Jitter-Sampling by Ring Generator（2024-12） [DOI] [Othres link]
• A Compact SHA3 Implementation for Post-Quantum Cryptography（2024-12） [DOI] [Othres link]
• Resource-Efficient 4×4 S-Boxes Using Chaotic Map（2024-12） [DOI] [Othres link]
• Hardware Implementation of a Hybrid Dynamic Gold Code-Based Countermeasure Against Side-Channel Attacks（2024-08） [DOI] [Othres link]
• An Efficient Method for Accelerating Kyber and Dilithium Post-Quantum Cryptography（2024-08） [DOI] [Othres link]
• Spread Spectrum-Based Countermeasures for Cryptographic RISC-V SoC（2024-08） [DOI] [Othres link]
• A Resource-Efficient Multi-core Multi-thread RISC-V-based System-on-Chip（2024-08） [DOI] [Othres link]
• A Trusted Execution Environment RISC-V System on Chip（2024-08） [DOI] [Othres link]
• RISC-V-Based System-on-Chips for IoT Applications（2024-08） [DOI] [Othres link]
• Designing and Implementing a 2D Integer DCT Hardware Accelerator Fully Compatible with Versatile Video Coding（2024-07） [DOI] [Othres link]
• Compact and Low-Latency FPGA-Based Number Theoretic Transform Architecture for CRYSTALS Kyber Postquantum Cryptography Scheme（2024-07） [DOI] [Othres link]
• RISC-V SoC with NTT-Blackbox for CRYSTALS-Kyber Post-Quantum Cryptography（2024-06） [DOI] [Othres link]
• S-Boxes with Optimal Strict Avalanche Criterion using Chaotic Map（2024-06） [DOI] [Othres link]
• A Trusted Execution Environment RISC-V System-on-Chip Compatible with Transport Layer Security 1.3（2024-06） [DOI] [Othres link]
• Unified-pipelined NTT Architecture for Polynomial Multiplication in Lattice-based Cryptosystems（2024-05） [DOI] [Othres link]
• A Strong 4 × 4 S-Box Using an Enhanced Tent Map（2024-05） [DOI] [Othres link]
• An Efficient Hiding Countermeasure with Xilinx MMCM Primitive in Spread Mode（2024-05） [DOI] [Othres link]
• A Unified OTP and PUF Exploiting Post-Program Current on Standard CMOS Technology（2024-05） [DOI] [Othres link]
• A High-Performance Non-Indexed Text Search System（2024-05） [DOI]
• A Novel ECG Signal Quality Index Method Based on Skewness-MODWT Analysis（2024-05） [DOI] [Othres link]
• Construction of Robust Lightweight S-Boxes Using Enhanced Logistic and Enhanced Sine Maps（2024-05） [DOI] [Othres link]
• Realization of Authenticated One-Pass Key Establishment on RISC-V Micro-Controller for IoT Applications（2024-05） [DOI]
• A Multimode SHA-3 Accelerator Based on RISC-V System（2024-04） [DOI] [Othres link]
• Accumulator-Based 16-Bit Processor for Wireless Sensor Nodes（2024-02） [DOI] [Othres link]
• High-Speed NTT Accelerator for CRYSTAL-Kyber and CRYSTAL-Dilithium.（2024-02） [DOI] [DBLP] [Othres link]
• FPGA-Based Secured and Efficient Lightweight IoT Edge Devices with Customized RISC-V（2023-12） [DOI] [Othres link]
• Revealing Secret Key from Low Success Rate Deep Learning-Based Side Channel Attacks（2023-12） [DOI] [Othres link]
• Compacting Side-Channel Measurements With Amplitude Peak Location Algorithm.（2023-12） [DOI] [DBLP] [Othres link]
• An Efficient Cryptographic Accelerators for IoT System Based on Elliptic Curve Digital Signature（2023-11） [DOI] [Othres link]
• The Efficiency of High-performance SHA-3 Accelerator on the System Level（2023-10） [DOI] [Othres link]
• A High-Speed Barret-Based Modular Multiplication with Bit-Correction for the CRYSTAL-KYBER Cryptosystem（2023-10） [DOI] [Othres link]
• A High-Performance Pipelined FPGA-SoC Implementation of SHA3-512 for Single and Multiple Message Blocks（2023-10） [DOI] [Othres link]
• Optimizing ECC Implementations Based on SoC-FPGA with Hardware Scheduling and Full Pipeline Multiplier for IoT Platforms（2023-10） [DOI] [Othres link]
• A High-Efficiency Modular Multiplication Digital Signal Processing for Lattice-Based Post-Quantum Cryptography（2023-09） [DOI] [Othres link]
• A Survey of Post-Quantum Cryptography: Start of a New Race（2023-08） [DOI] [Othres link]
• Dynamic Gold Code-Based Chaotic Clock for Cryptographic Designs to Counter Power Analysis Attacks（2023-06） [DOI] [Othres link]
• In-NVRAM Unified PUF and TRNG Based on Standard CMOS Technology（2023-05） [DOI] [Othres link]
• Transition Factors of Power Consumption Models for CPA Attacks on Cryptographic RISC-V SoC（2023-03） [DOI] [Othres link]
• A Cross-process Spectre Attack via Cache on RISC-V Processor with Trusted Execution Environment（2023-01） [DOI] [DBLP] [Othres link]
• Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor（2023-01） [DOI]
• A 3.65 Gb/s Area-Efficiency ChaCha20 Cryptocore（2022-10） [DOI] [Othres link]
• A Novel Ring Oscillator PUF for FPGA Based on Feedforward Ring Oscillators（2022-10） [DOI] [Othres link]
• A Unified PUF and Crypto Core Exploiting the Metastability in Latches（2022-10） [DOI]
• A System-on-Chip for IoT Applications with 16-bit Tiny Processor（2022-09） [DOI]
• High-speed FPGA-based Design and Implementation of Text Search Processor（2022-09） [DOI]
• ChaCha20–Poly1305 Authenticated Encryption with Additional Data for Transport Layer Security 1.3（2022-06） [DOI]
• High-performance Multi-function HMAC-SHA2 FPGA Implementation（2022-06） [DOI]
• Low-Cost Area-Efficient FPGA-Based Multi-Functional ECDSA/EdDSA（2022-05） [DOI]
• Spectre Attack Detection with Neutral Network on RISC-V Processor（2022-05） [DOI]
• A Robust and Healthy Against PVT Variations TRNG Based on Frequency Collapse（2022-04） [DOI]
• Trusted Execution Environment Hardware by Isolated Heterogeneous Architecture for Key Scheduling（2022-04） [DOI]
• Systems on a Chip With 8 and 32 Bits Processors in 0.18-μm Technology for IoT Applications（2022-03） [DOI]
• A Real-Time Cache Side-Channel Attack Detection System on RISC-V Out-of-Order Processor（2021-12） [DOI]
• Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure（2021-11） [DOI]
• A Power-efficient Implementation of SHA-256 Hash Function for Embedded Applications（2021-10） [DOI]
• A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications（2021-10） [DOI]
• ChaCha20-Poly1305 Crypto Core Compatible with Transport Layer Security 1.3（2021-10） [DOI]
• A Proposal for Enhancing Training Speed in Deep Learning Models Based on Memory Activity Survey（2021-08） [DOI]
• A Trigonometric Hardware Acceleration in 32-bit RISC-V Microcontroller with Custom Instruction（2021-08） [DOI]
• A CORDIC-based Trigonometric Hardware Accelerator with Custom Instruction in 32-bit RISC-V System-on-Chip（2021-08） [DOI]
• System-on-Chip Implementation of Trusted Execution Environment with Heterogeneous Architecture（2021-08） [DOI]
• A Fully Digital True Random Number Generator with Entropy Source Based in Frequency Collapse（2021-07） [DOI]
• A Sub-μW Reversed-Body-Bias 8-bit Processor on 65-nm Silicon-On-Thin-Box (SOTB) for IoT Applications（2021-06） [DOI]
• Exploiting the Back-Gate Biasing Technique as a Countermeasure Against Power Analysis Attacks（2021-02） [DOI]
• Cryptographic Accelerators for Trusted Execution Environment in RISC-V Processor（2020-10） [DOI]
• Low-power High-performance 32-bit RISC-V Microcontroller on 65-nm Silicon-On-Thin-BOX (SOTB)（2020-10） [DOI]
• Quick Boot of Trusted Execution Environment with Hardware Accelerators（2020-04） [DOI]
• A 0.9-V 50-MHz 256-bit 1D-to-2D-based Single/Multi-match Priority Encoder with 0.67-nW Standby Power on 65-nm SOTB CMOS（2020-03） [DOI]
• A Ring Oscillator Using Bootstrap Inverter（2019-10） [DOI]
• A 0.75-V 58-MHz 340-μW SOTB-65nm 32-point DCT Implementation Based on Fixed-rotation Adaptive CORDIC（2019-10） [DOI]
• A 1.2-V 162.9-pJ/cycle Bitmap Index Creation Core with 0.31-pW/bit Standby Power on 65-nm SOTB（2019-09） [DOI]
• Low-Power Floating-Point Adaptive-CORDIC-Based FFT Twiddle Factor on 65-nm Silicon-on-Thin-BOX (SOTB) With Back-Gate Bias（2019-07） [DOI]
• Live Demonstration: Real-time Auto-exposure Histogram Equalization Video-system Using Frequent Items Counter（2019-05） [DOI]
• A 1.2-V 90-MHz Bitmap Index Creation Accelerator with 0.27-nW Standby Power on 65-nm Silicon-On-Thin-Box (SOTB) CMOS（2019-05） [DOI]
• A 1.05-V 62-MHz with 0.12-nW Standby Power SOTB-65nm Chip of 32-point DCT Based on Adaptive CORDIC（2019-05） [DOI]
• An Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA（2019-03） [DOI]
• A 0.75-V 32-MHz 181-μW SOTB-65nm Floating-point Twiddle Factor Using Adaptive CORDIC（2019-02） [DOI]
• Frequent Items Counter Based on Binary Decoders（2018-10） [DOI]
• VLSI Design of Floating-point Twiddle Factor Using Adaptive CORDIC on Various Iteration Limitations (Invited paper)（2018-09） [DOI]
• VLSI Design of Frequent Items Counting Using Binary Decoders Applied to 8-bit per Item Case-study（2018-07） [DOI]
• High-speed 8/16/32-point DCT Architecture Using Fixed-rotation Adaptive CORDIC（2018-05） [DOI]
• A 219-μW 1D-to-2D-Based Priority Encoder on 65-nm SOTB CMOS（2018-05） [DOI]
• Minimum Adder-delay Architecture of 8/16/32-point DCT Based on Fixed-rotation Adaptive CORDIC（2018-05） [DOI]
• A CORDIC-based QR Decomposition for MIMO Signal Detector（2018-03） [DOI]
• An FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index Creation（2018-03） [DOI]
• FPGA-based Frequent Items Counting Using Matrix of Equality Comparators（2017-08） [DOI]
• A Floating-point FFT Twiddle Factor Implementation Based on Adaptive Angle Recoding CORDIC（2017-01） [DOI]
• High-performance DCT Architecture Based on Angle Recoding CORDIC and Scale-free Factor（2016-07） [DOI]
• A Hybrid Adaptive CORDIC in 65nm SOTB CMOS Process（2016-05） [DOI]
• An efficient FPGA-based Database Processor for Fast Database Analytics（2016-05） [DOI]
• A Parallel Pipeline CORDIC Based on Adaptive Angle Selection（2016-01） [DOI]
• An FPGA-based Implementation of FastICA for Variable-length 4-channel Signal Separation（2016）
• A Low-resource Low-latency Hybrid Adaptive CORDIC in 180-nm CMOS Technology（2015-11） [DOI]
• Design of Co-processor for Real-time HMM-based Text-to-speech on Hardware System Applied to Vietnamese（2015-07） [DOI]
• Low-resource Low-latency Hybrid Adaptive CORDIC with Floating-point Precision（2015-05） [DOI]
• Database Processor (DBP) - A New Search Engine for the Big Data Era（2015）
• An FPGA-based Variable-length 4-Channel Separation FastICA Implementation（2014-11）
• A High-speed Unsigned 32-bit Multiplier Based on Booth-encoder and Wallace-tree Modifications（2014-10） [DOI]
• A Proposed Adaptive Image Segmentation Method Based on Local Excitatory Global Inhibitory Region Growing（2014-07） [DOI]
• An FSM-based IP Protection Technique Using Added Watermarked States（2013-10） [DOI]
• A Constraint-based Watermarking Technique Using Schmitt Trigger Insertion at Logic Synthesis Level（2013-10） [DOI]
• A Case Study of Connect6 Game FPGA-based Implementation Using the Multi-turn Prediction Algorithm（2012-12）
• A Real-time Object-recognition System Based on PCNN Algorithm（2012-08）

Misc

Presentations

• Pedestrian Avoidance Simulation by Deep Reinforcement Learning Using Webots（2025-02）
• A Configurable 2D-Integer DCT Hardware Accelerator Compatible with H.266 Standard based on RISC-V Architecture（2024-12）
• A True Random Number Generator on FPGA with Jitter-Sampling by Ring Generator（2024-12）
• A Compact SHA3 Implementation for Post-Quantum Cryptography（2024-12）
• Resource-Efficient 4×4 S-Boxes Using Chaotic Map（2024-12）
• Hardware Implementation of a Hybrid Dynamic Gold Code-Based Countermeasure Against Side-Channel Attacks（2024-08）
• An Efficient Method for Accelerating Kyber and Dilithium Post-Quantum Cryptography（2024-08）
• A Resource-Efficient Multi-core Multi-thread RISC-V-based System-on-Chip（2024-08）
• A Trusted Execution Environment RISC-V System on Chip（2024-08）
• RISC-V-Based System-on-Chips for IoT Applications（2024-08）
• Designing and Implementing a 2D Integer DCT Hardware Accelerator Fully Compatible with Versatile Video Coding（2024-07）
• RISC-V SoC with NTT-Blackbox for CRYSTALS-Kyber Post-Quantum Cryptography（2024-06）
• S-Boxes with Optimal Strict Avalanche Criterion using Chaotic Map（2024-06）
• Unified-pipelined NTT Architecture for Polynomial Multiplication in Lattice-based Cryptosystems（2024-05）
• A Strong 4 × 4 S-Box Using an Enhanced Tent Map（2024-05）
• An Efficient Hiding Countermeasure with Xilinx MMCM Primitive in Spread Mode（2024-05）
• A Unified OTP and PUF Exploiting Post-Program Current on Standard CMOS Technology（2024-05）
• FPGA-Based Secured and Efficient Lightweight IoT Edge Devices with Customized RISC-V（2023-12）
• Revealing Secret Key from Low Success Rate Deep Learning-Based Side Channel Attacks（2023-12）
• An Efficient Cryptographic Accelerators for IoT System Based on Elliptic Curve Digital Signature（2023-11）
• The Efficiency of High-performance SHA-3 Accelerator on the System Level（2023-10）
• A High-Speed Barret-Based Modular Multiplication with Bit-Correction for the CRYSTAL-KYBER Cryptosystem（2023-10）
• A High-Performance Pipelined FPGA-SoC Implementation of SHA3-512 for Single and Multiple Message Blocks（2023-10）
• Optimizing ECC Implementations Based on SoC-FPGA with Hardware Scheduling and Full Pipeline Multiplier for IoT Platforms（2023-10）
• Dynamic Gold Code-Based Chaotic Clock for Cryptographic Designs to Counter Power Analysis Attacks（2023-06）
• In-NVRAM Unified PUF and TRNG Based on Standard CMOS Technology（2023-05）
• A 3.65 Gb/s Area-Efficiency ChaCha20 Cryptocore（2022-10）
• A Novel Ring Oscillator PUF for FPGA Based on Feedforward Ring Oscillators（2022-10）
• A System-on-Chip for IoT Applications with 16-bit Tiny Processor（2022-09）
• High-speed FPGA-based Design and Implementation of Text Search Processor（2022-09）
• High-performance Multi-function HMAC-SHA2 FPGA Implementation（2022-06）
• Spectre Attack Detection with Neutral Network on RISC-V Processor（2022-05）
• A Power-efficient Implementation of SHA-256 Hash Function for Embedded Applications（2021-10）
• A Low-Power Low-Area SoC based in RISC-V Processor for IoT Applications（2021-10）
• ChaCha20-Poly1305 Crypto Core Compatible with Transport Layer Security 1.3（2021-10）
• A CORDIC-based Trigonometric Hardware Accelerator with Custom Instruction in 32-bit RISC-V System-on-Chip（2021-08）
• System-on-Chip Implementation of Trusted Execution Environment with Heterogeneous Architecture（2021-08）
• Cryptographic Accelerators for Trusted Execution Environment in RISC-V Processor（2020-10）
• A 0.75-V 58-MHz 340-μW SOTB-65nm 32-point DCT Implementation Based on Fixed-rotation Adaptive CORDIC（2019-10）
• A Ring Oscillator Using Bootstrap Inverter（2019-10）
• Live Demonstration: Real-time Auto-exposure Histogram Equalization Video-system Using Frequent Items Counter（2019-05）
• A 1.2-V 90-MHz Bitmap Index Creation Accelerator with 0.27-nW Standby Power on 65-nm Silicon-On-Thin-Box (SOTB) CMOS（2019-05）
• A 0.75-V 32-MHz 181-μW SOTB-65nm Floating-point Twiddle Factor Using Adaptive CORDIC（2019-02）
• VLSI Design of Floating-point Twiddle Factor Using Adaptive CORDIC on Various Iteration Limitations (Invited paper)（2018-09）
• VLSI Design of Frequent Items Counting Using Binary Decoders Applied to 8-bit per Item Case-study（2018-07）
• High-speed 8/16/32-point DCT Architecture Using Fixed-rotation Adaptive CORDIC（2018-05）
• A 219-μW 1D-to-2D-Based Priority Encoder on 65-nm SOTB CMOS（2018-05）
• FPGA-based Frequent Items Counting Using Matrix of Equality Comparators（2017-08）
• A Floating-point FFT Twiddle Factor Implementation Based on Adaptive Angle Recoding CORDIC（2017-01）
• High-performance DCT Architecture Based on Angle Recoding CORDIC and Scale-free Factor（2016-07）
• A Hybrid Adaptive CORDIC in 65nm SOTB CMOS Process（2016-05）
• An efficient FPGA-based Database Processor for Fast Database Analytics（2016-05）
• A Parallel Pipeline CORDIC Based on Adaptive Angle Selection（2016-01）
• A Low-resource Low-latency Hybrid Adaptive CORDIC in 180-nm CMOS Technology（2015-11）
• Database Processor (DBP) - A New Search Engine for the Big Data Era（2015）
• An FPGA-based Variable-length 4-Channel Separation FastICA Implementation（2014-11）
• A High-speed Unsigned 32-bit Multiplier Based on Booth-encoder and Wallace-tree Modifications（2014-10）
• A Proposed Adaptive Image Segmentation Method Based on Local Excitatory Global Inhibitory Region Growing（2014-07）
• An FSM-based IP Protection Technique Using Added Watermarked States（2013-10）
• A Constraint-based Watermarking Technique Using Schmitt Trigger Insertion at Logic Synthesis Level（2013-10）
• A Case Study of Connect6 Game FPGA-based Implementation Using the Multi-turn Prediction Algorithm（2012-12）
• A Real-time Object-recognition System Based on PCNN Algorithm（2012-08）

Books and Other Publications

Works

Research Projects

Media Coverage

Industrial Property Rights

Professional Memberships

Committee Memberships

Teaching Experience

Social Contribution

Academic Contribution